Abstract

In this paper SR flip-flop is designed to reduce area and power using 90nm technology for efficient utilization of the circuit. This is done using digital schematic (DSCH) and microwind application. Two designs have been proposed for SR flip-flop, namely fully automatic and semicustom design. In fully automatic design inbuilt active devices are used along with auto routing and placements. In semi-custom design inbuilt active devices are used with optimized manual routing and placement. The proposed schematic in case of fully automatic approach is designed by using DSCH and its equivalent layout is created using microwind. While in the case of semi-custom approach optimized layout is created with microwind. It can be observed from the simulated results that power is reduced by 81% and area consumption is improved by 15% in case of semi-custom design as compared to fully automatic design.

Keyword

Area, CMOS FET, Layout, Power, Sequential circuits, SR flip-flop.

Cite this article

Refference

[1][1]Kaphungkui NK. Design of low-power, high performance flip-flops. International Journal of Applied Sciences and Engineering Research. 2014; 3(4):899-906.

[2][2]Ziabakhsh S, Zoghi M. Design of a low-power high-speed t-flip-flop using the gate-diffusion input technique. In telecommunications forum TELFOR 2009 (pp. 1470-3).

[3][3]Leblebici Y. CMOS digital integrated circuits: analysis and design. McGraw-Hill College; 1996.

[4][4]Saxena A, Shinghal D, Shinghal K, Mukherjee S. Design and implementation of adiabatic based low power logic circuits. International Research Journal of Engineering and Technology. 2015; 2(2):498-504.

[5][5]Raj P, Mehra R. Performance and analysis of T flip flop using 90nm CMOS technology. International Journal of Electrical and Electronics Engineers. 2015; 7(1): 192-8.

[6][6]Anjana S, Mehra R. Design and implementation of SR flip flop for efficient power using 90nm CMOS technology. International Journal of Scientific Research Engineering and Technology. 2015; 4(5):480-3.

[7][7]Pinki, Mehra R. Design of low power high performance JK flip flop. EATHD conference proceeding 2015 (pp.1-4).

[8][8]Rahi PK, Dewangan S, Yadav T, Haque Md M. Design simulation and preferences analysis of JK flip flop using various CMOS techniques. International Journal for Research in Emerging Science and Technology.2015; 2(5):169-72.

[9][9]Weste NH, Harris D. CMOS VLSI design: a circuits and systems perspective. Pearson Education India; 2015.

[10][10]Mano M. M, Kime, C. Logic and computer design fundamentals. Pearson; 2013.

[11][11]Aggarwal D. Review of flip-flop. Journal of Basic Applied and Engineering Research. 2014; 1(10):4-19.

[12][12]Wolf W. Modern VlSI design. Second Edition. Prentice Hall;1994.

[13][13]Gupta P, Mehra R. Low power design of SR flip-flop using 45nm technology. IOSR Journal of VLSI and Signal Processing. 2016; 6(2):54-7.

[14][14]Kaur U, Mehra R. Low power CMOS counter using clock gated flip-flop. International Journal of Engineering and Advanced Technology. 2013; 2(4):796-8.

[15][15]Rajasri K, Bharathi A, Manikandan M. Performance of flip-flop using 22nm CMOS technology. International Journal of Innovative Research in Computer and Communication Engineering. 2014; 2(8):5272-6.